Part Number Hot Search : 
FGA40N60 VLZ13A CNA1009H 20001 OP27CZ CR201 12PJ801 WCU4C60S
Product Description
Full Text Search
 

To Download UT54ACTS190 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 standard products ut54acs190/UT54ACTS190 synchronous 4-bit up-down bcd counters datasheet november 2010 www.aeroflex.com/logic features ? single down/up count control line ? look-ahead circuitry enhances speed of cascaded counters ? fully synchronous in count modes ? asynchronously preset table with load control ? 1.2 cmos - latchup immune ? high speed ? low power consumption ? single 5 volt supply ? available qml q or v processes ? flexible package - 16-pin dip - 16-lead flatpack ? ut54acs190 - smd 5962-96562 ? UT54ACTS190 - smd 5962-96563 description the ut54acs190 and the UT54ACTS190 are synchronous 4- bit reversible up-down bcd d ecade counters. synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the output s change coinci dent with each other when so instructed. synchronous operation eliminates the output counting spikes associated with asynchronous counters. the outputs of the four flip-flops are triggered on a low-to-high- level transition of the clock input if the enable input (cten ) is low. a logic one applied to cten inhibits counting. the di- rection of the count is determined by the level of the down/up (d/u ) input. when d/u is low, the counter counts up and when d/u is high, it counts down. the counters feature a fully independent clock circuit. changes at control inputs (cten and d/u ) that will modify the operating mode have no effect on the conten ts of the counter until clocking occurs. the counters are fully programmable. the outputs may be preset to either logic level by placing a low on the load input and en- tering the desired data at the data inputs. the output will change to agree with the data inputs independently of the level of the clock input. the asynchronous load allows counters to be used as modulo-n dividers by simply modifying the count length with the preset inputs. if preset to an illegal state, the counter returns to a normal se- quence in one or two counts. pinouts 16-pin dip top view 16-lead flatpack top view two outputs have been made av ailable to perform the cascading function: ripple clock and maximum/minimum (max/min) count. the max/min output produces a high-level output pulse with a duration approximatel y equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (9) counting up. the ripple clock output (rco ) produces a low-level output pulse under those same conditions but only while the clock input is low. the counters easily cascade by feeding the rco to the enable input of the succeeding c ounter if parallel clocking is used, or to the clock input if pa rallel enabling is used. use the max/min count output to acco mplish look-ahead for high- speed operation. the devices are characterized ov er full military temperature range of -55 c to +125 c. 1 2 3 4 5 7 6 16 15 14 13 12 10 11 b q b q a cten d/u q c q d v dd a clk rco max/min c 8 9 v ss d load 1 2 3 4 5 7 6 16 15 14 13 12 10 11 v dd 89 b q b q a cten d/u q c q d a clk rco max/min load c v ss d
2 function table logic symbol logic diagram function load cten d/u clk count up h l l count down h l h asynchronous reset l x x x no change h h x x (4) cten (5) d/u m3 (up) g ctrdiv 10 (14) clk (15) a (1) b (10) c (9) d (12) max/min (3) q a (7) q d 1,2 -/1,3+ (6) q c (2) q b 5d (1) (2) (4) (8) 2(ct=0) m2 (down) g4 3(ct=9)z6 (11) load c5 (13) rco 6,1,4 note: 1. logic symbol in accordance with ansi/ieee standard 91-1984 and iec publication 617-12. 7 (14) (5) (15) (4) (1) (10) (13) (12) (3) (2) (6) (7) rco q a q b q c q d (9) (11) load cten clk d/u max/min a b c d r s j q c k q r j q c k q s r s j q c k q r s j q c k q
3 operational environment 1 notes: 1. logic will not latchup during radiation ex posure within the limits defined in the table. 2. device storage elements are immune to seu affects. absolute maximum ratings note: 1. stresses outside the listed absolute maxi mum ratings may cause permanent damage to the device. this is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the opera tional sections is not recommend ed. exposure to absolute maxi mum rating conditio ns for extended periods may affect device reliability. recommended operating conditions parameter limit units total dose 1.0e6 rads(si) seu threshold 2 80 mev-cm 2 /mg sel threshold 120 mev-cm 2 /mg neutron fluence 1.0e14 n/cm 2 symbol parameter limit units v dd supply voltage -0.3 to 7.0 v v i/o voltage any pin -.3 to v dd +.3 v t stg storage temperature range -65 to +150 c t j maximum junction temperature +175 c t ls lead temperature (soldering 5 seconds) +300 c jc thermal resistance junction to case 20 c/w i i dc input current 10 ma p d maximum power dissipation 1 w symbol parameter limit units v dd supply voltage 4.5 to 5.5 v v in input voltage any pin 0 to v dd v t c temperature range -55 to + 125 c
4 dc electrical characteristics 7 (v dd = 5.0v 10%; v ss = 0v 6 , -55 c < t c < +125 c); unless otherwise noted, tc is per the temperature range ordered. symbol parameter condition min max unit v il low-level input voltage 1 acts acs 0.8 .3v dd v v ih high-level input voltage 1 acts acs .5v dd .7v dd v i in input leakage current acts/acs v in = v dd or v ss -1 1 a v ol low-level output voltage 3 acts acs i ol = 8.0ma i ol = 100 a 0.40 0.25 v v oh high-level output voltage 3 acts acs i oh = -8.0ma i oh = -100 a .7v dd v dd -0.25 v i os short-circuit output current 2 ,4 acts/acs v o = v dd and v ss -200 200 ma i ol output current 10 (sink) v in = v dd or v ss v ol = 0.4v 8 ma i oh output current 10 (source) v in = v dd or v ss v oh = v dd - 0.4v -8 ma p total power dissipation 2, 8, 9 c l = 50pf 2.3 mw/ mhz i ddq quiescent supply current v dd = 5.5v 10 a i ddq quiescent supply current delta acts for input under test v in = v dd - 2.1v for all other inputs v in = v dd or v ss v dd = 5.5v 1.6 ma c in input capacitance 5 ? = 1mhz @ 0v 15 pf c out output capacitance 5 ? = 1mhz @ 0v 15 pf
5 notes: 1. functional tests are conducted in accordance with mil-std-883 with the followi ng input test conditions: v ih = v ih (min) + 20%, - 0%; v il = v il (max) + 0%, - 50%, as specified herein, for ttl, cmos, or schmitt compatible inputs. devices may be tested using any inpu t voltage within the above specified range, but are guaranteed to v ih (min) and v il (max). 2. supplied as a design limit bu t not guaranteed or tested. 3. per mil-prf-38535, for current density 5.0e5 amps/cm 2 , the maximum product of load capac itance (per output buffer) times frequency should not exceed 3,765 pf/mhz. 4. not more than one output may be shorted at a time for maximum duration of one second. 5. capacitance measured for initial qualifi cation and when design changes may affect the value. capacitance is measured between the designated terminal and v ss at frequency of 1mhz and a signal amplitude of 50mv rms maximum. 6. maximum allowable relative shift equals 50mv. 7. all specifications valid for radiation dose 1e6 rads(si). 8. power does not include power contribution of any ttl output sink current. 9. power dissipation specified per switching output. 10. this value is guaranteed based on characterization data, but not tested.
6 ac electrical characteristics 2 (v dd = 5.0v 10%; v ss = 0v 1 , -55 c < t c < +125 c); unless otherwise noted, tc is per the temperature range ordered. notes: 1. maximum allowable relative shift equals 50mv. 2. all specifications valid for radiation dose 1e6 rads(si). 3. based on characterization, hold time (t h2 ) of 0ns can be assumed if data setup time (t su3 ) is > 10ns. this is guaranteed, but not tested. symbol parameter minimum maximum unit t plh load to q n 2 19 ns t phl load to q n 2 22 ns t plh data in to q n 2 19 ns t phl data in to q n 2 21 ns t plh clk to q n 2 18 ns t phl clk to q n 2 20 ns t plh clk to rco 2 16 ns t phl clk to rco 2 16 ns t plh clk to max/min 2 18 ns t phl clk to max/min 2 23 ns t plh d/u to rco 2 16 ns t phl d/u to rco 2 18 ns t plh d/u to max/min 1 14 ns t phl d/u to max/min 2 18 ns t plh cten to rco 2 12 ns t phl cten to rco 2 16 ns f max maximum clock frequency 71 mhz t su1 cten , d/u setup time before clk 13 ns t su2 load setup time before clk 2 ns t su3 a, b, c, d setup time before load 7 ns t h1 cten and d/u hold time after clk 2 ns t h2 3 a, b, c, d hold time after load 2 ns t w minimum pulse width clk high clk low load low 7 ns
7 packaging side-brazed packages
8 flatpack packages
9 ut54acs190/UT54ACTS190: smd 5962 ***** ** * * * * lead finish: (notes 1 & 2) a = solder c = gold x = optional package type: x = 16-lead ceramic botto m-brazed dual-in-line flatpack c = 16-lead ceramic side-brazed dip class designator: q = qml class q v = qml class v device type: 01 drawing number : 96562 = ut54acs190 96563 = UT54ACTS190 total dose: (notes 3 & 4) r = 1e5 rads(si) f = 3e5 rads(si) g = 5e5 rads(si) h = 1e6 rads(si) notes: 1. lead finish (a,c, or x) must be specified. 2. if an ?x? is specified when ordering, pa rt marking will match the lead finish and w ill be either ?a? (solder) or ?c? (gold). 3. total dose radiation must be specified when ordering. qml q and qml v not available without radiation hardening. for protot ype inquiries, contact factory. 4. device type 02 is only offered with a tid tolerance guarantee of 3e5 rads(si) or 1e6 rads(si) and is tested in accordance wi th mil-std-883 test method 1019 condition a and section 3.11.2 . device type 03 is only offered with a tid tolerance guarantee of 1e5 rads(si), 3e5 rads(si) , and 5e5 rads(si), and is tested in accordance with mil-std-883 test method 1019 condition a.
10 colorado toll free: 800-645-8862 fax: 719-594-8468 se and mid-atlantic tel: 321-951-4164 fax: 321-951-4254 international tel: 805-778-9229 fax: 805-778-1980 west coast tel: 949-362-2260 fax: 949-362-2266 northeast tel: 603-888-3975 fax: 603-888-4585 central tel: 719-594-8017 fax: 719-594-8468 www.aeroflex.com info-ams@aeroflex.com our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused aeroflex utmc microelectronic systems inc. (aeroflex) reserves the right to make changes to any products and services herein at any time without notice. consult aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by aeroflex; nor does the purchase, lease, or use of a product or service from aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of aeroflex or of third parties. aeroflex colorado springs - datasheet definition advanced datasheet - product in development preliminary datasheet - shipping prototype datasheet - shipping qml & reduced hi-rel


▲Up To Search▲   

 
Price & Availability of UT54ACTS190

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X